Single-Chip Implementation of Level-Crossing ADC for ECG Sampling
ثبت نشده
چکیده
Traditional ADCs (Analog-to-Digital Converters) acquire samples at regular intervals TS at a sample rate fS=1/TS and needs to adhere to the Nyquist sampling theorem, i.e., fS>2 × fB, where fB is the signal’s bandwidth [1]. Due to the periodic nature of traditional ADCs, they are sometimes referred to as synchronous ADCs [2,3]. Synchronous ADCs are characterized by a periodicity in time and equidistant quantization levels as illustrated in Figure 1. Due to the fixed equidistant quantization levels, each sample will have an inherent uncertainty U, limited by the ADC resolution:
منابع مشابه
Single-Chip Implementation of Level-Crossing ADC for ECG Sampling
Traditional ADCs (Analog-to-Digital Converters) acquire samples at regular intervals TS at a sample rate fS=1/TS and needs to adhere to the Nyquist sampling theorem, i.e., fS>2 × fB, where fB is the signal’s bandwidth [1]. Due to the periodic nature of traditional ADCs, they are sometimes referred to as synchronous ADCs [2,3]. Synchronous ADCs are characterized by a periodicity in time and equi...
متن کاملSignal Acquisition
A new pseudo asynchronous level crossing analogueto-digital converter (ADC) architecture targeted for low-power, implantable, long-term biomedical sensing applications is presented. In contrast to most of the existing asynchronous level crossing ADC designs, the proposed design has no digital-toanalogue converter (DAC) and no continuous time comparators. Instead, the proposed architecture uses ...
متن کاملDesign of a Low Power Low Noise System-on-Chip for ECG Monitoring and Diagnostic
A system-on-chip for the application of Electrocardiogram (ECG) monitoring and diagnostic is proposed in this paper, which includes reference circuit, instrumentation amplifier (IA), band-pass filter (BPF), amplifier stage and successive approximation register analog-to-digital converter (SAR-ADC). The Common-Mode Rejection Ratio (CMRR) of IA is greater than 132.87 dB, total gain of the AFE ach...
متن کاملAn Implementation of Real-time and Parallel Processing ECG Features an Extraction Algorithm in a Field Programmable Gate Array (FPGA)
For a homecare electrocardiogram (ECG) monitoring device, it is important to extract the features of the signal in real-time. The objective of this abstract is to report a successfully development of a parallel processing, real-time ECG features extraction algorithm that could be implemented using Field programmable Gate Array (FPGA) device. The implemented System on Chip (SOC) using FPGA that ...
متن کاملIjpres a Configurable Low Power Mixed Signal for Portable Ecg Monitoring System
A mixed-signal ECG System-on-Chip (SoC) that is capable of implementing configurable functionality with low-power consumption for portable ECG monitoring applications. A low-voltage and high performance analog front-end extracts 3-channel ECG signals and single channel electrode-tissueimpedance (ETI) measurement with high signal quality. This can be used to evaluate the quality of the ECG measu...
متن کامل